

# A Novel High Gain-Bandwidth Product and Low Power Band-Pass Preamplifier using Active Inductor

Zahra Dorostghol<sup>1</sup>, Noushin Ghaderi<sup>2</sup>, Majid Ebnali-Heidari

<sup>1</sup> Faculty of Engineering, Shahrekord University, Shahrekord, Iran, [88186/34141\\_z.dorostghol@gmail.com](mailto:88186/34141_z.dorostghol@gmail.com)

<sup>2</sup> Faculty of Engineering, Shahrekord University, Shahrekord, Iran, [88186/34141\\_ghaderi.nooshin@eng.sku.ac.ir](mailto:88186/34141_ghaderi.nooshin@eng.sku.ac.ir)

## Abstract

In this paper, a low power differential preamplifier, which amplifies the input voltage and regenerates the desired output, is presented. The preamplifier can be implemented in 0.18  $\mu\text{m}$  CMOS, with 1.8 V supply voltage. By using a novel structure, a high gain, high bandwidth and low power preamplifier is obtained. To increase the bandwidth, an active inductor is designed. In order to increase the gain, crossover transistors pairs are used. In addition, the parameters of the circuit are tuned to obtain high gain in a high frequency range. Therefore, this circuit is employed as a band-pass preamplifier. By using the results of simulation with HSPICE software, the gain, gain-bandwidth product and power consumption are 41.8 dB, 12 GHz and 1.39 mW, respectively.

## 1. Introduction

Preamplifier stage reinforces the input signal for the next stage to improve the input sensitivity of the next stage. For example in a comparator, with an increase in the minimum input signal, the comparator can make better decisions. In addition, by using a preamplifier stage, input next stages are insulated from the noise variations which are obtained from feedback stage that is called kickback noise [1]. In general, three types of available amplifier is introduced; two stages, folded cascode and cascode. Among them, cascode structure has less power consumption [2], [3]. However, this structure has low output swing. In addition, it has a limited bandwidth. Some techniques, like adding inductors, can be used in cascode structure to increase the bandwidth [4], [5]. In [6] a cascode differential amplifier is presented. In this circuit, by adding a feedback network, the transconductances of transistors are increased. Therefore, the feedback network is caused to decrease time constant in fundamental output nodes and increase the bandwidth. However, several inductors are used to design the circuit which causes a large chip area. In addition, the obtained dc gain of this circuit is not high enough. Shunt-peaking technique is an excellent method to extension the preamplifiers bandwidth [7]. In this technique, with an inductor in series with a resistor load, the bandwidth of circuit is increased by nearly 80%. Since the inductors occupy large chip area, the active inductors can be employed [8]. In [9] a fully differential preamplifier is designed, take advantage of active inductors to increase the bandwidth. The equivalent inductor and resistance of the active inductor are tuned to obtain high bandwidth. However, this circuit has a low dc gain.

In this paper a new preamplifier circuit with a high gain bandwidth product is developed. The proposed preamplifier is a

band-pass circuit with a high dc gain in a high frequency range. Therefore, this circuit is suitable for high speed applications. By using the proper design of the circuit parameters, the locations of zero and poles are adjusted to obtain high gain and high bandwidth. Thus, the proposed preamplifier has a greater characteristic in comparison with the other preamplifiers. In section (2), the main idea of the proposed preamplifier circuit is described. In section (3), a comparison between different preamplifier is accomplished and considered simulations are presented. Conclusions are expressed in section (4).

## 2. Proposed preamplifier

A simple differential preamplifier is shown in Fig. 1(a) [1]. In this circuit, input voltage is considered as pulses. This voltage is reinforced, and desirable output voltage which is suitable for the first stage of circuits, is provided. This circuit has a dominant pole at the output node:

$$s_p = \frac{-1}{R_o C_p} \quad (1)$$

Where,  $C_p$  is the parasitic capacitance and  $R_o$  is the output equivalent resistance at the output node. According to Eq. 1, both  $R_o$  and  $C_p$ , are small quantities, so the dominant pole is located at high frequencies and a high bandwidth is obtained. However, since the output resistance  $R_o$  is a small value, gain is small. Initially, the circuit which is shown in Fig. 1(b), is designed in [10] to resolve this tradeoff.




Fig. 1. (a) Conventional preamplifier [1] (b) Preamplifier circuit with spiral inductor [10]

The gain is equal to [10]:

$$A_{v-dc} = g_{m1} R_o \quad (2)$$

$$A_v = g_{m1} [(R_o + sL) \parallel \frac{1}{C_p s}] = \frac{g_{m1} (R_o + sL)}{C_p L s^2 + R_o C_p s + 1} \quad (3)$$

Relations of zero and poles circuit are given below:

$$S_Z = \frac{-R_o}{L} \quad (4)$$

$$S_{P1} = \frac{R_o}{2L} \left[ -1 + \sqrt{1 - \frac{4L}{C_p R_o^2}} \right], \quad S_{P2} = \frac{R_o}{2L} \left[ -1 - \sqrt{1 - \frac{4L}{C_p R_o^2}} \right] \quad (5)$$

This circuit has two poles and one zero. If the value of L and  $R_o$  parameters are chosen properly, then  $S_Z$  and  $S_{P1}$  will be equal to zero. The value of zero neutralize the small pole. Therefore, the second pole, that located at higher frequencies, remains and causes to increase the bandwidth. But in the above circuit, inductor will occupy a lot of places in circuit. An active inductor [8], which is shown in Fig. 2 can be used to solve the above problem.




Fig. 2. Active inductor load [8]

The equivalent resistance of this circuit can be obtained as indicated in Eq. 6 [8];

$$Z_o = \frac{S(C_{gd} + C_{gs}) + \frac{1}{R}}{S^2 C_{gd} C_{gs} + S\left(\frac{C_{gs}}{R} + C_{gd} g_m\right) + \frac{g_m}{R}} \quad (6)$$




Fig. 3. Preampifier circuit with active inductor load [9]

Preampifier circuit with active inductor load [9], is shown in Fig. 3. The values of gain, zero and poles of this circuit, are obtained as follows;

$$A_v = g_{m1} (Z_o \parallel \frac{1}{C_p S}) = \frac{g_{m1} Z_o}{Z_o C_p S + 1} \quad (7)$$

$$S_{Z1} = \frac{-1}{R(C_{gd4} + C_{gs4})} \quad (8)$$

$$S_{P1} = \frac{\left(\frac{C_{gs4}}{R} + C_{gd4} \cdot g_{m4} + \frac{C_p}{R}\right)}{2(C_{gd4} C_{gs4} + C_p(C_{gd4} + C_{gs4}))} \times \left(-1 + \sqrt{1 - \frac{4g_{m4}(C_{gd4} C_{gs4} + C_p(C_{gd4} + C_{gs4}))}{R\left(\frac{C_{gs4}}{R} + C_{gd4} \cdot g_{m4} + \frac{C_p}{R}\right)^2}}\right) \quad (9)$$

$$S_{P2} = \frac{\left(\frac{C_{gs4}}{R} + C_{gd4} \cdot g_{m4} + \frac{C_p}{R}\right)}{2(C_{gd4} C_{gs4} + C_p(C_{gd4} + C_{gs4}))} \times \left(-1 - \sqrt{1 - \frac{4g_{m4}(C_{gd4} C_{gs4} + C_p(C_{gd4} + C_{gs4}))}{R\left(\frac{C_{gs4}}{R} + C_{gd4} \cdot g_{m4} + \frac{C_p}{R}\right)^2}}\right) \quad (10)$$

According to the places of zero and poles, the value of gain in each frequency is obtained as follows [11];

$$\text{Gain} = \text{BW} \times (\text{distance to the zero})$$

$$/((\text{distance to one pole}) \times (\text{distance to other pole})) \quad (11)$$

Where, BW is -3dB bandwidth. According to the above equation, to increase the gain, the zero must be occurred at very low frequency. The value of zero neutralize the small pole. The second pole that located at higher frequencies, remains and causes to increase the bandwidth. In this condition, the gain and bandwidth are increased and the proposed preampifier with high gain in high frequency range is designed.

By take the limit as R approaches infinity,  $S_Z$  and  $S_{P1}$  will be equal to zero. Therefore,  $S_{P1}$  can be compensated with  $S_Z$ , and bandwidth will be increased as compared to the previous circuits. In Fig. 3, the circuit gain in Dc mode is obtained as follows;

$$A_v = \frac{g_{m1}}{g_{m4}} \quad (12)$$

The gain value is not sufficiently large. However, by using crossover transistors pairs  $M_{1L}$  and  $M_{2L}$  as shown in Fig. 4, the gain will be increased and obtained as follows;




Fig. 4. Preampifier circuit with crossover transistor for enhancement of gain

$$A_v = g_{m1} (Z_o \parallel \frac{1}{C_p S} \parallel \frac{-1}{g_{m2L}}) \quad (13)$$

Relations of zero and poles of this circuit are given below;

$$S_{Z1} = \frac{-1}{R(C_{gd4} + C_{gs4})} \quad (14)$$

$$S_{p1} = \frac{\left(\frac{C_{gs4}}{R} + C_{gd4} \cdot g_{m4} - g_{m2L}(C_{gd4} + C_{gs4}) + \frac{C_p}{R}\right)}{2(C_{gd4}C_{gs4} + C_p(C_{gd4} + C_{gs4}))} \quad (15)$$

$$\times (-1 + \sqrt{1 - \frac{4\left(\frac{g_{m4}}{R} - \frac{g_{m2L}}{R}\right)(C_{gd4}C_{gs4} + C_p(C_{gd4} + C_{gs4}))}{\left(\left(\frac{C_{gs4}}{R} + C_{gd4}\right) - g_{m2L}(C_{gd4} + C_{gs4}) + \frac{C_p}{R}\right)^2}}$$

$$S_{p2} = \frac{\left(\frac{C_{gs4}}{R} + C_{gd4} \cdot g_{m4} - g_{m2L}(C_{gd4} + C_{gs4}) + \frac{C_p}{R}\right)}{2(C_{gd4}C_{gs4} + C_p(C_{gd4} + C_{gs4}))} \quad (16)$$

$$\times (-1 - \sqrt{1 - \frac{4\left(\frac{g_{m4}}{R} - \frac{g_{m2L}}{R}\right)(C_{gd4}C_{gs4} + C_p(C_{gd4} + C_{gs4}))}{\left(\left(\frac{C_{gs4}}{R} + C_{gd4}\right) - g_{m1L}(C_{gd4} + C_{gs4}) + \frac{C_p}{R}\right)^2}}$$

By take the limit as R approaches infinity,  $S_z$  and  $S_{p1}$  will be equal to zero. Therefore,  $S_{p1}$  can be compensated with  $S_z$ . It means that, the gain and bandwidth are increased. The value of Dc gain is obtained as follows;

$$A_V = \frac{g_{m1}}{g_{m4} - g_{m2L}} \quad (17)$$

It can be seen that the dc gain of this circuit is increased compared to the previous circuit. If the size of  $M_4$  and  $M_{2L}$  ( $M_3$  and  $M_{1L}$ ) are chosen to be almost equal, then the values of  $g_{m4}$  and  $g_{m2L}$  ( $g_{m3}$  and  $g_{m1L}$ ) will be equal and the value of gain will increase extremely. For stability consideration, the value of  $g_{m3,4}$  must be a little smaller than  $g_{mL}$ .

However, utilizing a great resistance at a GΩ range is not reasonable in circuit design. Crossover transistors  $M_5$ ,  $M_6$ ,  $M_7$  and  $M_8$  are used to solve the above problem, which are shown in Fig. 5. The size of transistors is adjusted to obtain infinite resistance value. The differential output signal (op and on) is coupling to the opp and onn nodes through the gate-source capacitances of  $M_3$  and  $M_4$ . Therefore, the value of equivalent resistance in opp node (or onn node) is given below;

$$R_{eq(opp,onn)} = \left(\frac{1}{g_{m7,8}} \parallel \frac{-1}{g_{m5,6}}\right) = \left(\frac{1}{g_{m7,8} - g_{m5,6}}\right) \quad (18)$$

The size of  $M_{7,8}$  and  $M_{5,6}$  are chosen to be almost equal, then the values of  $g_{m7,8}$  and  $g_{m5,6}$  will be equaled and  $R_{eq(opp,onn)}$  will be obtained as infinity. However, to ensure the stability, the value of  $g_{m7,8}$  must be a little larger than the value of  $g_{m5,6}$ . In all of the above circuits and relations,  $V_b$  is the bias voltage and its value is 1V and  $C_p$  is the parasitic capacitance at the output node. The values of transistors aspect ratio are given in table 1.




Fig. 5. Proposed preamplifier

Table 1. The values of transistors aspect ratio

Transistor	W/L (μm/μm)
$M_1, M_2$	50/0.18
$M_3, M_4$	2/0.18
$M_5 - M_6$	3/0.18
$M_7 - M_8$	3.2/0.18
$M_9$	50/0.18
$M_{1L}, M_{2L}$	3/0.18

### 3. Simulation results

The proposed preamplifier circuit is simulated based on TSMC 0.18 μm CMOS process model using HSPICE. The simulation results of the proposed circuit (Fig. 5) are shown in Fig. 6(a). Therefore, this circuit is a band-pass preamplifier. The high gain is 41.8 dB. The value of unit gain bandwidth is obtained as 12 GHz. A comparison between the proposed circuit and present circuits in Figs. 1(a) and 3 [1,9] is shown in Fig. 6(b). In Fig. 1(a), the high bandwidth is obtained, but the gain is low. Fig. 3 is designed using a large value of R which is equal to 1000MΩ that is unprofitable in circuits. Therefore, the high bandwidth and low gain are obtained. In proposed circuit, the transistors of  $M_{1L}$  and  $M_{2L}$  are added to increase the gain. In addition, the crossover transistors pairs of  $M_5$ ,  $M_6$ ,  $M_7$  and  $M_8$  are employed to replace the large R. Thus, a high gain and high bandwidth preamplifier is created. In Fig. 7(a) input waveform is changed from 0 to 0.6 V (din1,din2). As can be seen the output is changed from 0 to 1.8 V (opb,onb). The output waveform delay time is 0.24ns that is less than quarter of period in 1 GHz working frequency. In Fig. 7(b), the differential outputs in opp and onn nodes that are coupled due to the gate-source capacitances of  $M_3$  and  $M_4$  transistors, are illustrated. A comparison between different preamplifiers is performed in Table 2. In this table, gain-bandwidth product is given to accomplish a fair comparison. The performance of preamplifier is improved by increasing this quantity. In the proposed preamplifier this value is almost improved while the power consumption of the circuit is minimum and the gain is maximum.

Jitter histogram and eye diagram at 1 GHz working frequency are illustrated in Figs. 8(a), 8(b). These figures


demonstrate about 1.27 ps and 4.34 ps RMS and peak-to-peak jitters, respectively. The input noise is a combination of flicker and thermal noises in the operational amplifier [12], which are given below to proposed preamplifier, respectively:

$$\overline{V^2_{n,in,1}} = \frac{2K_N}{Cox(wL)_{1,2}} \cdot \frac{1}{f} + \frac{2K_N}{Cox(wL)_{3,4}} \cdot \frac{1}{f} \cdot \frac{g_{m3,4}^2}{g_{m1,2}^2} + \frac{2K_N}{Cox(wL)_{1L,2L}} \cdot \frac{1}{f} \cdot \frac{g_{m1L,2L}^2}{g_{m1,2}^2} \quad (19)$$


$$\overline{V^2_{n,in,th}} = 4KT\gamma \left[ \frac{2}{g_{m1,2}} + \frac{2g_{m3,4}}{g_{m1,2}^2} + \frac{2g_{m1L,2L}}{g_{m1,2}^2} \right] \quad (20)$$

Where, K is the Boltzmann constant,  $K_N$  and  $K_P$  are the flicker noises coefficients of NMOS and PMOS, respectively, that it is less for PMOS compared to that for NMOS,  $Cox$ ,  $f$ ,  $\gamma$ ,  $T$ ,  $L$  and  $W$  are the gate oxide capacitor, frequency, the thermal noise coefficient which depends on the effective mobility and channel length modulation, temperature in Kelvin, the length and width of each transistor, respectively [12].


In proposed preamplifier,  $g_{m1,2}$  is higher than  $g_{m3,4}$ ,  $g_{m1L,2L}$ ,  $g_{m5,6}$  and  $g_{m7,8}$ . In addition,  $W_{1,2}$  has a large value. Therefore, the flicker and thermal noises are minimized. The input noise of proposed preamplifier is shown in Fig. 9. Therefore, this preamplifier has a low noise in all of the frequency range.




**Fig. 6.** (a) Proposed circuit as a band-pass preamplifier (b) Comparison of frequency response at mentioned circuits



**Fig. 7.** By din1 and din2 in input nodes (a) Simulated transient response (simulation results with piecewise waveform) (b) Output differential voltage in output nodes of opp and onn



**Fig. 8.** (a) Output jitter histogram at 1 GHz (b) Output jitter eye diagram at 1 GHz



**Fig. 9.** Input noise diagram

#### 4. Conclusions

In this article a low-power, high gain and bandwidth preamplifier at the 0.18  $\mu\text{m}$  CMOS technology is presented. The results show that the maximum gain, gain-bandwidth product and power consumption are 41.8 dB, 12 GHz and 1.39 mW, respectively. In this circuit the high gain is obtained in high frequency range. This preamplifier can be expressed as one of the high-bandwidth preamplifier and is suitable for the first stage demodulators. The RMS and peak-to-peak jitters of this preamplifier at 1 GHz are 1.27 and 4.34 ps respectively.

#### 5. References

- [1] W. Singh, "Study and Design of Comparators for High-Speed ADCs", M.S. thesis, Elect. and Com. Eng. Dept., Thapar Univ., Patiala, 2011.
- [2] B. Ming and P. Kim, F. W. Bowman, "A 69mw 10-bit 80 Msample/s Pipeline ADC", *IEEE J. Solid-State Circuits*, 2003.
- [3] M. Liu and K. Huang, W. Ou, "A low power 13-bit 16 MSPS CMOS Pipeline ADC", *IEEE J. Solid-State Circuits*, 2004.
- [4] B. Analui and A. Hajimiri, "Bandwidth enhancement for transimpedance amplifiers", *IEEE J. Solid-State Circuits*, vol. 39, no. 8, pp. 1263–1270, Aug., 2004.
- [5] A. Bevilacqua and A. Niknejad, "An ultrawideband cmos low-noise amplifier for 3.1-10.6-GHz wireless receivers", *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2259–2268, Dec., 2004.
- [6] M. Hossain and A. Chan Carusone, "A 19-GHz broadband amplifier Using a  $g_m$ -boosted cascode in 0.18- $\mu\text{m}$  CMOS", *IEEE Conf. Custom Integrated Circuits (CICC)*, 2006, pp. 829 – 832.
- [7] M. Vadipour, "A new compensation technique for resistive level shifters", *IEEE J. Solid-State Circuits*, vol. 28, pp. 93–95, Jan., 1993.
- [8] K. Gupta and N. Pandey, M. Gupta, "A New Active Shunt-Peaked MCML Based High Performance 1:8 Demultiplexer For Serial Communication", *Int. J. Eng. Science and Tech.*, vol. 2(9), pp. 4632-4639, 2010.
- [9] L. Fu-Tian and G. Datao, H. Suen, L. Chonghan, L. Tiankuan, S. Da-Shung, T. Ping-Kun, X. Annie, Y. Jingbo, J. Ge, "Active inductor shunt peaking in high-speed VCSEL driver design", *Chinese Physics Conf.*, 2013.
- [10] S. Mohan and M. Hershenson, S. Boyd, T. Lee, "Bandwidth extension in cmos with optimized on-chip inductors", *IEEE J. Solid-State Circuits*, vol. 35, no. 3, March, 2002.
- [11] P. A. Stark. (2004). *Band Pass Filters and Resonance* (Chapter 21). [www.users.cloud9.net/~stark/elchap21.pdf](http://www.users.cloud9.net/~stark/elchap21.pdf)
- [12] V. Chaturvedi and B. Amrutur, "An area-efficient noise-adaptive neural amplifier in 130 nm CMOS technology", *IEEE J. Emerg. Sel. Top. Circuits Syst.*, vol. 1, pp. 536–545, 2011.
- [13] Y. Yu and Y. Yang, Y. Emery Chen, "A compact wideband cmos low noise amplifier with gain flatness enhancement", *IEEE J. Solid-State Circuits*, vol. 45, no. 3, March, 2010.
- [14] D. Dunwell, A. Carusone, "A 15-Gb/s preamplifier with 10-dB gain control and 8-mV sensitivity in 65-nm CMOS", *IEEE International Conf. Circuits and Systems (ISCAS)*, 2010, pp. 205-208.

**Table 2.** The comparison between different preamplifiers

Preamplifier	Characters of Preamplifiers						
	Supply voltage	Technology	Gain	Bandwidth (-3db)	Gain× Bandwidth	power	Single-ended (SE) or Differential (Diff.)
Proposed	1.8 V	0.18 $\mu\text{m}$	41.8 dB	95 MHz	12 GHz	1.39 mW	Diff
[6]	2.5 V	0.18 $\mu\text{m}$	11 dB	19 GHz	24 GHz	113 mW	Diff
[13]	1.8 V	0.18 $\mu\text{m}$	24.3 dB	40-1200MHz	4.1 GHz	14.4 mW	SE
[14]	1.2 V	65 nm	10 dB	30-36 GHz	44 GHz	20-68.1 mW	SE